Registration No:													
Tota	l Nu	mber of Pag	jes: 03	102			10	02		102		102	MCA MCA102
1 <sup>st</sup> Semester Regular Examination 2016-17 Computer Organization and Architecture BRANCH: MCA													
102		102		102	M.	Time ax I	e: 3 <sup>°°</sup> Mar	Hour ks: 1	s 100	102		102	102
	Answer Part-A which is compulsory and any four from Part-B.  The figures in the right hand margin indicate marks.												
102		102	<u> </u>	oart º	- A (	Ansv	ver a	ll the	ques	stions)		102	102
Q1	a)	Answer the In a logical	circuit	there	are	'n' k	oinary	/ inpu	ts. T	he nun	nber c	of different	(2 x 10)
102	b)	input combir (a) 2n Arithmetic lo I. perform ar II. store data	(b) 2 gic uni ithmeti	/n t	(c)	2 <sup>n</sup>	(d)	2(n+´	1)	102		102	102
		III. perform of IV. commun Out of the al (a) I only (b) II only (c) I and	compar icate w bove th	ith in									
102	c)	(d) l'and How numbe (a) Cond	III only r syste itional (	ms al	re ge n-coi	nditic	lly cla	assifie	d?	102		102	102
	۵۱.	(b) Positi (c) Real (d) Litera	or imag ıl or nu	ginary merio	/ cal			- N/F	-O -:		l 4l		
102	d)		betwee	en tw _ res	vo si pecti	ucces vely.	ssive			_			102
	e)	(a) Acces (b) Laten (c) Cycle (d) None A memory	icy and time a of the organiz	dela ind a abov zatioi	y ccess e n tha	s timo	e an ho	-				nd has a	
102		minimum of (a) 128 x (b) 256 x (c) 512 x (d) 1024	( 8 ( 4 ( 2	II 692	in ICS	Call	ne O	iyai IIZ	.cu III	102 <u>102</u>		102	102

	f)	The advantage of I/O mapped devices to memory mapped is (a) The former offers faster transfer of data							
102		(a) The former offers faster transfer of data (b) The devices connected using I/O mapping have a bigger buffer							
		space							
		(c) The devices have to deal with fewer address lines							
		(d) No advantage as such							
	g)	The transmission on the asynchronous BUS is also called as							
		(a) Switch mode transmission							
		(b) Variable transfer							
102		(c) Bulk transfer 102 102 102 102							
	<b>L</b> .\	(d) Hand-Shake transmission							
	h)	In 8085 microprocessor, write the name of the 16 bit registers?							
		(a) Stack pointer (b) Program counter							
		(c) a & b							
		(d) None of these							
	i)	The cache usually gets its data from the whenever the							
102	•	instruction or data is required by the CPU.							
		(a) Main memory							
		(b) Virtual memory							
		(c) Cache memory							
	• .	(d) All of these							
	j)	The no of interrupt lines used in 8085 microprocessor is							
102		(a) 2 (b) 5 (c) 4 (d) 3 $\frac{102}{102}$ 102 102 102							
Q2		Briefly answer the following questions:	(2 x 10)						
	a)	Which gates are called as the universal gates? What are its	(= 11 10)						
		advantages?							
	b)	Justify the statement: "Irrespective of big endian or little endian,							
	_	addresses of successive words in memory remain the same".							
	c)								
102	d)	· · · · · · · · · · · · · · · · · · ·							
	e)	What is the difference between static RAM and dynamic RAM? Out of these which one is used in cache memory and why?							
	f)	What is the difference between synchronous and asynchronous data							
	•,	transfer?							
	g)	Differentiate between write back and write through protocol.							
	h)	e i							
102	i)	A cache has a 95% hit ratio, an access time of 100ns on a cache hit,							
		and an access time of 800ns on a cache misses. Compute the effective							
		access time.							
	j)	What is the function of DAA instruction in 8085 microprocessor?							
		Explain with a suitable example.							
102		Part – B (Answer any four questions)	,						
Q3	a)	Explain the working principle of hardwired control unit and micro-	(10)						
	•	programmed control unit with neat diagram. Write the advantages and	` ,						
		disadvantages of both control units.							
	b)	Describe Von Neumann architecture with suitable block diagram.	(5)						

<b>Q4</b> 102	a)	The following two signed numbers (negative numbers are represented using 2's compliment form) are given. Find their product using Booth's algorithm. $A = (11011101), B = (11010111).$							
	b)	Consider a practical sized standard format of 12-bits for representation of floating point numbers, A and B that retains all pertinent concepts analogous to 32-bit IEEE format.							
102		$A_{02} = \boxed{0} \qquad \boxed{0111} \qquad \boxed{101010}_{02}$							
		B = 0 10001 011011							
		<ul><li>i) Represent the numbers +19 in this format.</li><li>ii) Perform addition operation in the operands</li></ul>							
<b>Q5</b>	a)	What is the concept of direct memory access? Draw the block diagram of a DMA controller and explain how the data transfer takes place with the help of DMA.							
	b)	Define paging? Explain its working principle with a suitable example.	(5)						
Q6	a)	subsystems with neat diagram.							
102	b)								
Q7	a)	What do you mean by set associative mapping? With a neat diagram							
102	b)	explain its working principle. A memory system has 512K words each of 16-bits. The block size of cache is given as 4 words. Find out the number of bits in the TAG, BLOCK and WORD fields of a main memory address assuming that the mapping techniques is direct mapping. The cache memory has 2K words and it is word addressable.							
Q8	a)	Write short notes on the following:  i) Array Processors  ii) RISC versus CISC.	(10)						
400	b)	,	(5)						
<b>Q9</b>	a)	Explain the pin diagram of 8085 microprocessor with neat diagram. Explain the direct addressing modes and indirect addressing modes of 8085 with example.	(10)						
102	b)	Write a Program to Perform the following functions and verify the output. Steps are  (a) Load the number 5CH in register D  (b) Load the number 9EH in register C.  (c) Increment the Contents of register C by one.  (d) Add the contents of register C and D and Display the sum.	(5)						